

ABSTRACT OF THE DISCLOSURE

One embodiment is a method for enabling a first circuit analysis tool to flatten a hierarchical design for processing by a second circuit analysis tool. The method comprises reading a logical representation of the hierarchical design; and, for each block of the hierarchical design, loading RC information for the block from an RC model of the hierarchical design and writing a flat representation of each instantiation of the block to the second circuit analysis tool.